

0  
What is claimed is:

Sub  
A method of aligning clock signals in a bus system comprising a master and one or more slave devices connected via a channel, the bus system further comprising a first system clock propagating towards the master and a second system clock propagating away from the master, and the master further comprising a transmitter and a receiver, the method comprising:  
generating a transmit clock signal in the master, wherein data is driven onto the channel in relation to the transmit clock signal;  
arbitrarily adjusting the phase of the transmit clock signal while maintaining a fixed phase relationship between the transmit clock signal and the second system clock.

2. The method of claim 1, wherein the master transmitter introduces a transmit output delay into data signals driven onto the channel, and wherein the fixed phase relation between the transmit clock signal and the second system clock equals  $90^\circ$  plus the transmit output delay.

3. The method of claim 2, the method further comprising:  
providing a receive clock signal in the master, where data is read from the channel by the master in relation to the receive clock signal; and  
further adjusting the phase of the transmit clock signal to have a fixed phase relationship with the receive clock signal while maintaining the fixed phase relationship between the transmit clock signal and the second system clock.

4. The method of claim 3 wherein the fixed phase relationship between the transmit clock signal and the receive clock signal is  $180^\circ$ .

1 5. A method of aligning clock signals in a bus system comprising a master and one or  
2 more slave devices connected via a channel, the bus system further comprising a first system  
3 clock propagating towards the master and a second system clock propagating away from the  
4 master, wherein the first and second system clocks are initially phase aligned, the method  
5 comprising:

6 generating a transmit clock signal in the master in relation to the first system clock;

7 shifting the transmit clock signal phase by  $90^\circ$ ; and

8 passing the phase shifted transmit clock signal through an output driver circuit in the  
master to generate the second system clock, whereby the first and second system clocks are no  
longer phase aligned.

9 6. The method of claim 5, further comprising:

10 driving data onto the channel in accordance with the transmit clock signal; and

11 wherein the step of passing the phase shifted transmit clock signal through an output  
12 driver circuit drives the second system clock onto the channel, such that the data and the second  
13 system clock are communicated to the one or more slave devices via the channel in a fixed phase  
14 relationship.

15 7. The method of claim 6, wherein the step of generating the transmit clock signal in the  
16 master further comprises:

17 receiving the first system clock as a first input to a delay locked loop circuit;

18 receiving a phase feedback signal as a second input to the delay locked loop circuit; and

19 providing the output of the delay locked loop circuit as the transmit clock signal.

20 8. The method of claim 7, wherein the phase feedback signal is generated by phase  
21 comparing the complement of the transmit clock signal and a receive signal in a phase detector  
22 circuit.

1 9. The method of claim 7, wherein the phase feedback signal is generated by the output  
2 of a flip-flop circuit receiving the first system clock as an input and being gated by the  
3 complement of the transmit system clock.

1 10. A method of aligning system clocks in a bus system comprising a master and one or  
2 more slave devices connected via a channel, the master further comprising a receiver having a  
3 receiver setup time delay and an output driver having an output driver delay, the method  
4 comprising:

5 generating a first system clock external to the master such that the first system clock  
6 propagates via the channel through the one or more slave towards the master;

7 in the master, generating a second system clock having a phase relation to the first system  
8 clock defined such that, the phase difference between the first system clock and the second  
9 system clock is substantially equal to  $90^\circ$  minus the sum of the receiver setup delay and the  
10 output driver delay.

11. The method of claim 10, further comprising:

modifying the second system clock to preserve the phase relation in response to a change  
in the output driver delay.

1 12. A method of providing an apparent delay for data traversing a bus system, the bus  
2 system comprising a channel connecting a master and a plurality of slave devices, wherein data  
3 traverses the channel from the slave devices to the master in relation to a first system clock and  
4 wherein data traverses the channel from the master to the plurality of slave devices in relation to  
5 a second system clock, the method comprising:

6 for each slave device, calculating a fractional delay and a cycle delay, such that the sum  
7 of the fractional delay and the cycle delay with an intrinsic delay and a clock phase delay equals  
8 the apparent delay;

9 modifying the second system clock in the master;

10 for each slave device, recalculating the fractional delay in accordance with the modified  
11 second system clock.

12 13. The method of claim 12, wherein the master further comprises a transmitter  
13 providing an output driver delay to data and control information signals sent from the master to  
14 the slave devices, wherein the second system clock is modified in accordance a change in the  
15 output driver delay, and wherein the step of recalculating the fractional delay tracks out the  
16 change in the output driver delay.

17 14. The method of claim 12, further comprising:

18 for each slave device, following the recalculation of the fractional delay, recalculating the  
19 cycle delay.

20 15. The method of claim 14, wherein recalculating the cycle delay comprises:

21 determining whether recalculation of the fractional delay has resulted in the crossing of a  
22 cycle delay boundary.

1 16. A circuit for defining a second system clock in a bus system comprising a master  
2 connected to one or more slave devices via a channel, the channel communicating an externally  
3 generated first system clock towards the master, the circuit comprising:  
4 a delay locked loop circuit receiving the first system clock and a phase feedback signal as  
5 inputs and generating a transmit clock signal;  
6 a 90° block receiving the transmit system clock and generating a 90° phased shifted  
7 version of the transmit clock signal; and  
8 an output driver circuit receiving the 90° phased shifted version of the transmit clock  
9 signal and generating the second system clock.

1 17. The circuit of claim 16 further comprising:  
2 a zero degree phase detector receiving a receive clock signal and a complement of the  
3 transmit clock signal as inputs and generating the phase feedback signal.

1 18. The circuit of claim 16 further comprising:  
2 a flip-flop circuit receiving the first system clock as an input and receiving a complement  
3 of the transmit clock signal as a gating signal and generating the phase feedback signal.

1 19. The circuit of claim 16, further comprising a plurality of data output drivers  
2 connected to the channel and enabled by a complement of the transmit clock signal.

1 20. The circuit of claim 16, further comprising a plurality of data output drivers  
2 connected to the channel and enabled by a complement to the receive clock signal.

1 21. A method of aligning clock signals in a bus system comprising a master and one or  
2 more slave devices connected via a channel, the bus system further comprising a first system  
3 clock propagating towards the master and a second system clock propagating away from the  
4 master, the method comprising:

5 initially generating a transmit clock signal in the master;

6 initially generating a receive clock signal in the master, wherein the receive clock is  
7 substantially complementary to the transmit clock;

8 initially calibrating a delay in relation to a phase relationship between the receive clock  
9 and the transmit clock;

10 defining the second system clock in relation to the first system clock and a delay.

11 22. A circuit defining a second system clock in a bus system comprising a master  
12 connected to one or more slave devices via a channel, the channel communicating an externally  
13 generated first system clock towards the master, the circuit comprising:

14 a delay locked loop circuit receiving the first system clock and a second phase feedback  
15 signal as inputs and generating a transmit clock signal;

16 a 90° block receiving the transmit system clock and generating a 90° phased shifted  
17 version of the transmit clock signal;

18 an output driver circuit receiving the 90° phased shifted version of the transmit clock  
19 signal and generating the second system clock;

20 a first phase detector receiving a receive system clock and the transmit system clock and  
21 generating first phase feedback signal;

22 a delay element receiving the first system clock and the first phase feedback signal and  
23 generating delayed first system clock;

24 a second phase detector receiving the delayed first system clock and the second system  
25 clock and generating the second phase feedback signal.